Introduction {#Sec1}
============

Two-dimensional (2D) semiconductors have attracted considerable attention as ultrathin channel materials for transistors^[@CR1]--[@CR5]^. Their atomically thin body and dangling-bond free surface offer significant potential for ultimate transistor scaling (down to atomic thin-body thickness), which is essential for decreasing off-state power consumption and further extending Moore's Law^[@CR6]^. To date, one major challenge of a 2D transistor is the uncontrollable device polarity (n- or p-type) and majority carrier type, posing a key limitation for realizing complementary metal oxide semiconductor (CMOS) logic function in 2D transistors. In modern silicon microelectronics, the doping concentration of the silicon channel and transistor polarity are achieved by introducing extrinsic (e.g., B for p-type and As for n-type) dopants through high-energy ion implantation and subsequently high-temperature activation^[@CR7],[@CR8]^. However, applying existing state-of-the-art ion-implantation approaches to a 2D semiconductor is not straightforward because there is little physical space for impurity dopants in such atomically thin lattice^[@CR9]^. Hence, the majority carrier type of a typical 2D transistor is limited to its intrinsic properties and is largely fixed once exfoliated or synthesized.

Considerable efforts have been devoted to realize 2D CMOS functions in the past few years^[@CR10]--[@CR13]^. Early attempts focused on using two different 2D semiconductors, where one material is used for the NMOS (e.g., MoS~2~ and MoSe~2~) and a different material is used for PMOS (e.g., black phosphorus, WSe~2~)^[@CR14]--[@CR16]^. Although demonstrating desired logic functions, this method is still relied on the uncontrollable intrinsic doping, and is not obviously compatible with CMOS technology since it involves two materials with distinct synthesizing and processing conditions. Alternatively, the selective doping of 2D semiconductors can be achieved through a gentle chemical surface absorption with charge transfer process between 2D semiconductors and adsorbate, which could effectively modulate 2D carrier concentration and their majority carrier type (electrons or holes). For example, polyethyleneimine or benzyl viologen molecule was employed to achieve n-type doping in multilayer MoS~2~ (refs. ^[@CR17],[@CR18]^), and the chloride molecule was applied to increase electron-doping density of WS~2~ and MoS~2~ (ref. ^[@CR19]^). However, such chemical absorption approaches typically suffer from poor stability due to the weak interaction between the surface dopants and 2D materials. Recently, the CMOS logic functions are also demonstrated in 2D channels (e.g., WSe~2~ and MoTe~2~) using metals with different work function. For example, Ag and Pt have been applied as the contact metal of WSe~2~ to achieve the NMOS and PMOS, respectively, and similarly, Ti and Pt are integrated in MoTe~2~ flake to realize CMOS inverter^[@CR20],[@CR21]^. However, due to the strong Fermi level pinning effect, large Schottky barrier is typically observed in 2D/metal interfaces, regardless of the metal work function used^[@CR22]--[@CR25]^. Therefore, using this approach, it is difficult to achieve optimized device performance in both p- and n-type devices at the same time. In addition, the use of asymmetric contact metals could further complicate the fabrication processes.

Here, we report a doping-free strategy to achieve CMOS circuit functions by using the same contact metal gold (Au) and the same channel material WSe~2~, but different metal integration methods. By applying low-energy van der Waals (vdW) integration of Au electrode, we observed a robust and consistent p-type behavior in multilayer WSe~2~. This is in great contrast to the transistors fabricated on the same WSe~2~ flake using conventional deposited Au contacts, where pronounced n-type characteristic is always observed^[@CR26],[@CR27]^. To further gain insight of this phenomenon, we conducted detailed analysis through thickness-dependent measurement and density functional theory (DFT) simulation, and attributed the polarity change of WSe~2~ to the controllable Fermi level pinning effect using different metal integration methods. With the ability to control the polarity of WSe~2~ transistors and to achieve optimized contact to both PMOS and NMOS using the same metal, a logic inverter is demonstrated with the highest voltage gain of 340 (at a bias voltage of 5.5 V) and total noise margin over 90%. Furthermore, the polarity-controllable strategy is also extended to realize more complex logic functions such as NAND and NOR. Our results not only demonstrate robust and high-performance CMOS logic circuit using vdW metal electrodes, but also provide a doping-free method to control the polarity of a 2D semiconductor using the same contact metal, shedding light to high-performance 2D electronics and CMOS design.

Results {#Sec2}
=======

Fabrication processes and electrical measurement {#Sec3}
------------------------------------------------

Figure [1a--f](#Fig1){ref-type="fig"} schematically illustrates our device structure. To fabricate the device, multilayer WSe~2~ flakes with various thicknesses are first mechanically exfoliated onto a heavily doped silicon substrate (as gate) with 300-nm silicon oxide (as gate dielectric). Next, 50-nm Au electrode pair is pre-fabricated on a sacrificial Si wafer and then mechanically released using a previously developed method^[@CR26]^ (see "Methods" section for fabrication details). The released metal electrodes are aligned under a microscope and physically laminated on top of the WSe~2~ flake using a vdW metal integration process, resulting in an atomically sharp and clean Au/WSe~2~ interface^[@CR26],[@CR27]^ (Fig. [1a--d](#Fig1){ref-type="fig"}). For comparison, another pair of Au electrode with the same thickness (50-nm thick) is also deposited on the same WSe~2~ flake using conventional electron beam lithography followed by high vacuum thermal deposition, resulting in the nonideal metal/semiconductor interfaces with diffusion, defects, chemical bonding, and strains, as have been demonstrated previously^[@CR26],[@CR27]^ and schematically illustrated in Fig. [1e, f](#Fig1){ref-type="fig"}. The optical image of a typical fabricated device is shown Fig. [1g](#Fig1){ref-type="fig"}, where the left electrode pair is fabricated through thermal evaporation (highlighted by a black box) and the right electrode pair (red box) is vdW integrated. Electrical transport studies of the resulting devices were carried out at room temperature in a probe station under vacuum condition (3 × 10^−5^ Torr). As shown in Fig. [1](#Fig1){ref-type="fig"}h, a typical device (\~7-nm thick) contacted with vdW metal electrodes shows p-type *I*~ds~−*V*~gs~ transfer characteristic, consistent with band alignment of WSe~2~ with high work function Au, suggesting the optimized Au/WSe~2~ interface using the vdW metal integration approach^[@CR28]--[@CR30]^. In contrast, without applying any doping process, n-type *I*~ds~−*V*~gs~ transfer characteristic is observed in the control device (fabricated on the same WSe~2~ flake) using conventional deposited Au contacts (Fig. [1i](#Fig1){ref-type="fig"}). The observed polarity change indicates the strong Fermi level pinning effect within evaporated Au/WSe~2~ interfaces, where the pinned Fermi level position is close to the conduction band of WSe~2~. Furthermore, the two-terminal FET mobility *μ* can be further extracted using equation *μ* = \[d*I*~ds~/d*V*~gs~\] × \[*L*/(*WCV*~ds~)\], where *L*/*W* is the ratio between channel length and width (shown in Fig. [1g](#Fig1){ref-type="fig"}), *C* is the back-gate capacitance (1.15 × 10^−8^ F cm^−2^, 300-nm-thick SiO~2~). The extracted hole and electron mobility in this device are 16 and 11 cm^2^ V^−1^ s^−1^, respectively. In addition, the contact resistance (*R*~c~) and Schottky barrier height (SBH) of both p- and n-type transistors can also be extracted using the transfer line method and temperature-dependent measurement, where *R*~c~ and SBH are measured to be 14 kΩ μm, 50 meV for PMOS and 17 kΩ μm, 60 meV for NMOS, respectively, as shown in Supplementary Fig. [1](#MOESM1){ref-type="media"}. The balanced *μ*, *R*~c~, and SBH between electrons and holes are important for the demonstration of high-performance CMOS circuit described below.Fig. 1Schematical illustration of device structure and electrical measurement.**a**--**c** Fabrication processes of WSe~2~ transistors using vdW integration processes: WSe~2~ flake exfoliated onto Si/SiO~2~ substrate (**a**); pre-fabricated Au electrodes physically laminated on WSe~2~ surface with weak vdW interaction (**b**, **c**). **d** The cross-sectional schematic of vdW contact with WSe~2~, demonstrating clean and sharp interfaces. **e** Au electrode evaporated on WSe~2~ using conventional thermal evaporation. **f** The cross-sectional schematics of evaporated contact with WSe~2~, demonstrating a highly disordered interface. **g** Optical image of a typical fabricated device with both evaporated (left pair, highlighted by a black box) and vdW-integrated (right pair, highlighted by a red box) electrodes on the same WSe~2~ flake (\~7-nm thick). The scale bar is 5 μm. **h**, **i** The *I*~ds~−*V*~gs~ transfer characteristics of the WSe~2~ transistor (shown in **g**) using both vdW-integrated (**h**) and conventional evaporated electrodes (**i**). By controlling the metal integration approaches, the device polarity can be switched between p- and n-type, with a carrier mobility of 16 and 11 cm^2^ V^−1^ s^−1^ (at a bias of 1 V), respectively.

Thickness-dependent electrical measurement {#Sec4}
------------------------------------------

To further confirm the robustness of this behavior and investigate the polarity control by using different metal integration processes, we have conducted detailed electrical measurement based on WSe~2~ of various thicknesses. As shown in Fig. [2a--c](#Fig2){ref-type="fig"}, the device contacted with vdW metal electrodes shows clearly p-type behavior, regardless of the WSe~2~ thickness, in consistent with the band alignment between WSe~2~ valance band (5.02--4.83 eV from monolayer to bulk) and high work function Au (5.24 eV). In great contrast, the control devices (contacted with conventional evaporated Au electrodes) display a unique polarity change behavior with increasing WSe~2~ thickness, demonstrating p-type characteristic with thickness \<5 layers (\~3 nm), a bipolar characteristic with 7 layers thick (\~4.5 nm), and pronounced n-type property with thickness greater than 10 layers (\~6.5 nm), as shown in Fig. [2d--f](#Fig2){ref-type="fig"}. The corresponding on--off ratio and mobility of these transistors (in Fig. [2a--f](#Fig2){ref-type="fig"}) and monolayer WSe~2~ transistor data (using both metal integration processes) are also plotted in Supplementary Fig. [2](#MOESM1){ref-type="media"}.Fig. 2Thickness-dependent electrical measurement of WSe~2~ transistors with vdW-integrated and evaporated Au electrodes.**a**--**c**, *I*~ds~−*V*~gs~ transfer curves of WSe~2~ with different thicknesses (3 layers in **a**, 7 layers in **b**, and 12 layers in **c**) using vdW Au electrodes, where p-type behavior is consistently observed. **d**--**f** *I*~ds~−*V*~gs~ transfer curves of WSe~2~ with different thicknesses (3 layers in **d**, 7 layers in **e**, and 12 layers in **f**) using conventional deposited Au electrodes, where p-type, bipolar, and n-type behaviors are observed in **d**, **e**, and **f**, respectively. The *V*~ds~ bias voltage is 0.01 V (black), 0.1 V (red), 0.5 V (blue), and 1 V (brown) throughout **a**--**f**. **g** The current ratio between *I*~−50V~ (*I*~ds~ at *V*~g~ = −50 V) and *I*~50V~ (*I*~ds~ at *V*~g~ = 50 V) as a function of WSe~2~ thickness. For devices with vdW electrodes, large *I*~−50V~/*I*~50V~ ratio \>10^3^ is observed, suggesting the consistent p-type behavior, regardless of the channel thickness. For devices with conventional evaporated Au electrodes, *I*~−50V~/*I*~50V~ is decreased with increasing body thickness, where a p-type to n-type transition is clearly observed. The *V*~ds~ bias voltage in **g** is fixed at 500 mV.

Furthermore, to confirm the robustness of this behavior and to quantitively analyze the polarity change, we have measured over 20 devices and extracted the current ratio between *I*~−50V~ (*I*~ds~ at *V*~g~ = −50 V) and *I*~50V~ (*I*~ds~ at *V*~g~ = 50 V) as a function of WSe~2~ thickness. The *I*~−50V~/*I*~50V~ ratio here could represent the ratio between hole and electron contribution in a given transistor, and thus could quantitively demonstrate the transistor polarity and majority carrier type. For devices with vdW-contacted electrode (Fig. [2g](#Fig2){ref-type="fig"}, red dot), the *I*~−50V~/*I*~50V~ ratio over 10^3^ is consistently observed from monolayer to 30-nm- (\~50 layers) thick devices, suggesting a dominated p-type behavior (with negligible electron current) regardless of body thickness. In contrast, for devices with conventional evaporated electrodes, the *I*~−50V~/*I*~50V~ ratio decreased exponentially from 10^4^ to \~10^−3^ (7 orders of magnitudes) with increasing body thickness from monolayer to \~50 layers, demonstrating that the majority carrier type can be progressively transformed from holes to electrons via increasing the thickness of WSe~2~. The slightly increased *I*~−50V~/*I*~50V~ ratio for evaporated contacts (with thickness \>13 nm, black line of Fig. [2g](#Fig2){ref-type="fig"}) could be attributed to the increased vertical resistance (under contact region) with increasing body thickness.

Moreover, the devices integrated by both vdW and evaporated electrodes are very stable, which can exhibit the original device polarity after 4 months of storage at room temperature in ambient atmosphere (Supplementary Fig. [3](#MOESM1){ref-type="media"}), further suggesting the stability of our doping-free approaches^[@CR25],[@CR26]^. We also note that the unique device polarity control technique reported here is not only limited to WSe~2~ and Au metal, but could be extended to other 2D semiconductor--metal systems by using different contact integration processes to pin (using evaporated contact) or de-pin (using vdW contact) the Fermi level, as demonstrated in a MoS~2~--Pt system in Supplementary Fig. [4](#MOESM1){ref-type="media"}.

DFT simulation {#Sec5}
--------------

To further understand the mechanism of polarity control by using different metal integration approaches, and to gain insight into the thickness dependent on PMOS to NMOS transition, we have carried out DFT simulation of carrier transport across the metal/WSe~2~ interfaces. First, we constructed two types of Au/WSe~2~ interface models, a close-contact model corresponding to the evaporated Au interface and a non-close contact corresponding to the vdW-integrated Au interface. For the close-contact model, an interlayer distance of 1.5 Å (covalent radius of Au and Se) was chosen between metal and WSe~2~, under which the Au and the Se atoms are covalently bonded. For the non-close-contact model, an interlayer distance of 3.3 Å was used, which included an additional vdW-gap distance of 1.8 Å on the base of close-contact interlayer distance, consistent with previous reports^[@CR9]^. Based on this model, there are three interfaces that may contribute to the transport barrier: Au and the first layer WSe~2~ (interface I), WSe~2~ under the contact and inside the channel region (interface II), as well as the first layer WSe~2~ and the rest of the WSe~2~ layers (interface III), as illustrated in Fig. [3a, b](#Fig3){ref-type="fig"}.Fig. 3DFT calculation of Au/WSe~2~ interface with different contact approaches.**a**, **b** Schematic cross-sectional view of the Au/WSe~2~ non-close-contact model (**a**) and the close-contact model (**b**). **c** Calculated band structures of WSe~2~ with different thickness (under Au contact) for the non-close-contact model. The red dots denote the projected band structures of WSe~2~ underlying the Au electrode, and the dots size represents the weights. **d** Variation of calculated SBH with WSe~2~ layer number for the non-close-contact model, where dominated p-type SBH is always observed. **e** Calculated band structures of different thickness of WSe~2~ under Au for the close-contact model. The red dots denote the projected band structures of WSe~2~ underlying the first layer WSe~2~, and the dot size represents the weights. **f** Variation of calculated SBH with WSe~2~ layer number for the close-contact model, with a clear transition from p- to n-type SBH with increasing layer thickness.

For the non-close contact, as the Au/WSe~2~ interlayer distance is large enough and their interlayer interaction is weak, Au electrode has little influence on the properties of WSe~2~. As shown in Supplementary Fig. [5](#MOESM1){ref-type="media"}, there are negligible interfacial gap states in WSe~2~, and the whole multilayer WSe~2~ maintains its intrinsic properties, leading to Ohmic contacts at interfaces II and III. Therefore, the contact Schottky barrier only exists in interface I, regardless of the thickness of WSe~2~ used. Figure [3c](#Fig3){ref-type="fig"} illustrates the calculated band structures of WSe~2~ under vdW Au contact, which is nearly the same with that of freestanding WSe~2~ (Supplementary Fig. [6](#MOESM1){ref-type="media"}), further indicating the weak interaction between Au electrode and the underlying WSe~2~. The calculated results of SBH are shown in Fig. [3d](#Fig3){ref-type="fig"} with dominating p-type Schottky barrier, consistent with observed p-type transistor behavior using vdW Au contact (Fig. [2a--c](#Fig2){ref-type="fig"}).

In great contrast, for evaporated Au with the close-contact model, chemical interaction exists between Au electrode and WSe~2~, which strongly perturbs the electrical properties of WSe~2~. As shown in Supplementary Fig. [7](#MOESM1){ref-type="media"}, a large number of interfacial states are generated in the forbidden band of WSe~2~, resulting in the disappearance of the WSe~2~ bandgap. Therefore, as demonstrated in Fig. [3b](#Fig3){ref-type="fig"}, the first layer of WSe~2~ is metalized under the contact (with a new work function \~4.83 eV), leading to an Ohmic contact at interface I. Meanwhile, Schottky barrier is generated at interfaces II and III during charge transport from metalized WSe~2~ (under contact) to semiconducting WSe~2~. For monolayer WSe~2~, the lateral Schottky barrier at interface II is p-type with a barrier height of 0.19 eV, as revealed by the calculated band alignments (Supplementary Fig. [8](#MOESM1){ref-type="media"}). On the other hand, for multilayer WSe~2~, the first underlying WSe~2~ is metalized, but the rest of the underlying layers remains largely intrinsic (Supplementary Fig. [9](#MOESM1){ref-type="media"}), and consequently the effect of Schottky barrier at interface III is more and more pronounced. As shown in Fig. [3](#Fig3){ref-type="fig"}e, f, the calculated vertical Schottky barriers at interface III are p-type when Au electrode contacts with 3-layer and 5-layer WSe~2~, and gradually switched to n-type with 7-layer and 9-layer WSe~2~, consistent with our measurement results in Fig. [2d--g](#Fig2){ref-type="fig"}. Figure [3f](#Fig3){ref-type="fig"} demonstrates the variation of SBH at interface III with layer number, with a detailed mechanism in Supplementary Fig. [10](#MOESM1){ref-type="media"}.

WSe~2~-based CMOS logic functions {#Sec6}
---------------------------------

The ability to control the transistor polarity can readily allow us to integrate multiple WSe~2~ transistors into functional circuits. For example, a complementary logic inverter can be achieved by connecting two WSe~2~ transistors in series, where one device is connected with deposited Au electrodes as n-type transistor and the other is contacted by vdW electrodes as a p-type device. The logic diagram and optical image of the inverter are shown in Fig. [4a](#Fig4){ref-type="fig"}, where the metal integration processes (both evaporation and vdW integrated) are the same as previous devices in Fig. [1](#Fig1){ref-type="fig"}, except that the back-gate dielectric is changed from 300-nm-thick SiO~2~ to 20-nm-thick Al~2~O~3~ to enhance the gate capacitance and electrostatic control over the channel, which is essential to reduce the inverter input voltage and to increase the voltage gain. The detailed inverter fabrication process is shown in the "Methods" section and Supplementary Fig. [11](#MOESM1){ref-type="media"}.Fig. 4CMOS logic functions based on WSe~2~ transistors with different contact approaches.**a** Circuit diagram (upper) and optical image of a typical complementary inverter composed of two WSe~2~ transistors in series, where one is contacted with deposited Au electrodes (n-type) and another is contacted by vdW Au electrodes (p-type). Scale bar in the optical image is 4 μm. **b** The voltage transfer characteristics of the inverter as a function of the input voltage with different *V*~dd~ from 1.5 to 5.5 V (1-V step). **c** The corresponding voltage gains of the resulting inverter. **d** The bistable hysteresis voltage transfer characteristics of WSe~2~ CMOS logic inverter as a function of the input voltage (*V*~dd~ = 2.5 V), with the noise margin low (NM~L~) of 1.16 V and noise margin high (NM~H~) of 1.19 V achieved. The *V*~OH~, *V*~OL~, *V*~IL~, and *V*~IH~ represent the minimum high output voltage, maximum low output voltage, maximum low input voltage, and minimum high input voltage for the inverter, respectively. **e** The ratio of the total noise margin as a function of *V*~dd~. **f** NAND and NOR circuit diagram composed of four WSe~2~ transistors, where two are contacted with deposited Au electrodes as n-type devices, and another two are contacted by vdW electrodes (p-type). **g**, **h** The input--output logic functions of NAND (**g**) and NOR (**h**) circuits. Gate voltage of −30 and 0 V is used as input "0" and "1", respectively. *V*~ds~ bias voltage is fixed at 0.23 V.

Figure [4b](#Fig4){ref-type="fig"} shows the voltage transfer characteristics of the resulting inverter as a function of input voltage with bias voltage (*V*~dd~) from 1.5 to 5.5 V, demonstrating sharp voltage transition with input voltage. The resulted voltage gain is plotted in Fig. [4c](#Fig4){ref-type="fig"} with a peak value of 340 at *V*~dd~ = 5.5 V. To the best of our knowledge, the voltage gain reported here represents the highest value for TMD-based inverter, as shown in the comparison with previous literatures in Supplementary Table [1](#MOESM1){ref-type="media"}. Further increasing the *V*~dd~ leads to much increased gate leakage current, and degrades the overall device performance. The much higher voltage gain achieved here could be largely attributed to the optimized contact for both PMOS and NMOS by controlling their Fermi level position, which is intrinsically different compared with previous methods by evaporating metals with different work functions, where optimized contact to both PMOS and NMOS is hard to realize due to strong Fermi level pinning effect at metal/2D interfaces^[@CR22]--[@CR25]^. To characterize the robustness of an inverter fabricated through different contact approaches, we have extracted the noise margins (NM~L~ and NM~H~), as shown in Fig. [4d](#Fig4){ref-type="fig"}. At the *V*~dd~ of 2.5 V, NM~L~ of 1.16 V and NM~H~ of 1.19 V are extracted. In addition, we also plot the total noise margin \[(NM~L~ + NM~H~)/*V*~dd~\] as a function of *V*~dd~ from 1.5 to 5.5 V (Fig. [4e](#Fig4){ref-type="fig"}). The measured total noise margin of the inverter is greater than 90% at various bias voltages, indicating the high tolerance to noise. Furthermore, the static peak energy consumption of the corresponding inverter is also plotted in Supplementary Fig. [12](#MOESM1){ref-type="media"}.

Taking a step further, more complicated logic functions could be achieved by connecting more WSe~2~ transistors together. For example, a logic NOR or NAND function can be created using four multilayer WSe~2~ transistors, with two transistors using vdW Au contacts (p-type) and other two using evaporated Au contacts (n-type), as shown in the circuit diagram in Fig. [4f](#Fig4){ref-type="fig"}. The measured input and output voltages clearly demonstrate the desired logic function for the NOR and NAND (Fig. [4g](#Fig4){ref-type="fig"}, h), suggesting its potential for a more complex circuit.

Discussion {#Sec7}
==========

In summary, we have demonstrated a doping-free strategy to control the polarity of 2D transistors using the same contact metal Au and the same channel material WSe~2~, but different metal integration methods. Through detailed thickness-dependent measurement and DFT calculation, we found that the unique polarity change could be attributed to the controllable Fermi level pinning (or de-pinning) effect using different metal integration methods. Furthermore, with optimized contact to both PMOS and NMOS, we demonstrate a logic inverter with the highest voltage gain of 340 (at *V*~dd~ of 5.5 V) and the total noise margin over 90%, as well as more complex CMOS functions such as NAND and NOR. Our results not only demonstrate high-performance CMOS logic circuit, but also provide a method to control the polarity of a 2D semiconductor using the same contact metal, shedding light to high-performance 2D electronics and CMOS design.

Methods {#Sec8}
=======

Fabrication process of metal electrode for vdW integration {#Sec9}
----------------------------------------------------------

First, we prepared 50-nm-thick Au electrode arrays on sacrificial silicon substrate (with an atomically flat surface) using standard photolithography followed by thermal evaporation under vacuum (pressure \~5 × 10^−4^ Pa). After the lift-off process, the whole wafer was immersed in a sealed hexamethyldisilazane (HMDS) chamber to functionalize the surface of SiO~2~ at 80 °C. Next, the poly(methyl methacrylate) (PMMA A8, Mircochem Inc.) layer was spin-coated twice on the substrate with a speed of 3500 r.p.m. Finally, the 1-μm-thick PMMA layer with array Au electrodes is mechanically peeled and laminated to the target substrate via the mechanical aligner under an optical microscope^[@CR26]^.

Inverter fabrication process {#Sec10}
----------------------------

For fabricating logic inverter, we first prepared 10/50-nm-thick Ti/Au electrode onto an Si/SiO~2~ substrate as back-gate electrode. Next, the growth of a 20-nm-thick Al~2~O~3~ dielectric layer was employed through atomic layer deposition (ALD) on the gate electrode at the growth temperature of 150 °C. By contacting with vdW and evaporated electrode pairs, PMOS and NMOS devices can be achieved, as shown in Supplementary Fig. [11](#MOESM1){ref-type="media"}.

DFT computational methods {#Sec11}
-------------------------

All the calculations were performed based on the DFT in conjunction with projector-augmented wave potentials, which is implemented in the Vienna ab initio Simulation Package (VASP)^[@CR31],[@CR32]^. The generalized gradient approximation in the Perdew, Burke, and Ernzerhof (GGA--PBE) was used to describe the exchange and correlation potential^[@CR33]^ as PBE bandgap is a good approximation for the transport gap in an FET, and accordingly the SBHs calculated by PBE are closer to the experimental value^[@CR34],[@CR35]^. vdW interaction is taken into account by the DFT-D3 approach^[@CR36]^, and the energy cutoff for plane waves was set at 450 eV. Geometry optimizations were terminated when the total energy and atomic force are less than 10^−5^ and 0.02 eV Å^−1^, respectively. A Monkhorst--Pack k-point mesh of 9 × 9 × 1 was used for the calculation of Au/WSe~2~ interfaces. To avoid the interaction effect of adjacent slabs, the thickness of vacuum region was set to no less than 15 Å. The $\documentclass[12pt]{minimal}
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                \begin{document}$$\sqrt 3 \times \sqrt 3$$\end{document}$ unit cell of WSe~2~ and 2 × 2 unit cell of Au (111) faces were constructed to match with each other. As the properties of WSe~2~ are hypersensitive to strain, we adjusted the Au lattice parameter to be commensurable to that of WSe~2~. The strains applied on Au in all the Au/WSe~2~ interface models are less than 1%. To model the Au surface, we used six layers of Au atoms. Considering that the interface has little impact on the bottom several layers of Au atoms, the bottom three layers of Au atoms were fixed.

Material characterization and electrical measurement {#Sec12}
----------------------------------------------------

The electrical characteristic measurements were characterized in a Lakeshore PS-100 cryogenic probe station at room temperature in vacuum, using Keysight B2900A source measurement unit (SMU). Besides, for the CMOS logic functions, the voltage transfer characteristics were measured using an Agilent B1500A Semiconductor Parameter Analyzer.
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